INES Mapper 206: Difference between revisions
From NESdev Wiki
Jump to navigationJump to search
(→References: TLSROM, TKSROM, NaSmco) |
|||
| Line 19: | Line 19: | ||
* 2, 3, 4, 5: 1k CHR banks at 1000, 1400, 1800, 1C00. | * 2, 3, 4, 5: 1k CHR banks at 1000, 1400, 1800, 1C00. | ||
* 6, 7: 8k PRG banks at 8000, A000. | * 6, 7: 8k PRG banks at 8000, A000. | ||
== Variants == | |||
[[INES Mapper 095|Mapper 95]] is like this mapper except that CHR A15 controls CIRAM A10, much as CHR A17 controls CIRAM A10 in [[iNES Mapper 118|TxSROM]]. | |||
== References == | == References == | ||
Revision as of 22:50, 13 June 2012
iNES Mapper 206 is a stripped-down version of MMC3 used by Tengen and Namco. Chips used include "Tengen MIMIC-1" and "Namcot 118", and the cartridge boards used with this mapper are NES-DxROM. Many ROMS using this mapper are incorrectly listed as using MMC3, but will usually work if emulated with MMC3, and the mirroring is correct, as if they were on a TEROM or TFROM board.
Compared to MMC3:
- There are no IRQs
- There is no WRAM support
- PRG always has the last two 8k banks fixed to the end.
- CHR always gives the left pattern table (0000-0FFF) the two 2k banks, and the right pattern table (1000-1FFF) the four 1k banks.
- Mirroring is hardwired, one game uses 4-screen mirroring (Gauntlet).
- CHR size limit is 64k, PRG size limit is 128k.
Registers:
- $8000: 00000xxx - Select which internal register gets written by $8001
- $8001: 00xxxxxx - Value written to the internal register. PRG registers use only 4 bits.
Internal registers:
- 0, 1: 2k CHR banks at 0000, 0800. Least significant bit is ignored.
- 2, 3, 4, 5: 1k CHR banks at 1000, 1400, 1800, 1C00.
- 6, 7: 8k PRG banks at 8000, A000.
Variants
Mapper 95 is like this mapper except that CHR A15 controls CIRAM A10, much as CHR A17 controls CIRAM A10 in TxSROM.
References
- FCEUX source code
