User talk:Myask/Universal Mapper Description Language: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
 
 
Line 2: Line 2:


Wouldn't it be better to just define component names for the cart edge, ROMs, RAMs, and CIC for a Verilog description of a mapper to use? --[[User:Tepples|Tepples]] ([[User talk:Tepples|talk]]) 17:08, 15 July 2016 (MDT)
Wouldn't it be better to just define component names for the cart edge, ROMs, RAMs, and CIC for a Verilog description of a mapper to use? --[[User:Tepples|Tepples]] ([[User talk:Tepples|talk]]) 17:08, 15 July 2016 (MDT)
:It did strike me that way. This was an idea I should have sat on and brewed longer. Odds are I'll just end up making macros/a program to write the output file(s) instead of making a whole language. —[[User:Myask|Myask]] ([[User talk:Myask|talk]]) 18:26, 19 July 2016 (MDT)

Latest revision as of 00:26, 20 July 2016

Reinventing Verilog much?

Wouldn't it be better to just define component names for the cart edge, ROMs, RAMs, and CIC for a Verilog description of a mapper to use? --Tepples (talk) 17:08, 15 July 2016 (MDT)

It did strike me that way. This was an idea I should have sat on and brewed longer. Odds are I'll just end up making macros/a program to write the output file(s) instead of making a whole language. —Myask (talk) 18:26, 19 July 2016 (MDT)