User:Lidnariq/Discrete Logic Table: Difference between revisions
From NESdev Wiki
Jump to navigationJump to search
m (add m113, rename m79 to NINA-03/06) |
m (switch to proper wikitables) |
||
Line 1: | Line 1: | ||
It appears that all discrete logic mappers either switch 32kB at a time with no fixed bank ("GxROM-like"), or have a 16kB fixed bank and can switch the other ("UxROM-like"). The tables below illustrate the tradeoffs between CHR, PRG, and banking style. | It appears that all discrete logic mappers either switch 32kB at a time with no fixed bank ("GxROM-like"), or have a 16kB fixed bank and can switch the other ("UxROM-like"). The tables below illustrate the tradeoffs between CHR, PRG, and banking style. | ||
{| class="datatable" style="text-align:center;" | |||
|- | |||
! colspan=2 rowspan=2| GxROM-like !! colspan="9" style="text-align:center;" rowspan="1"|8kB CHR bank bits | |||
|- | |||
!0 !! 1 !! 2 !! 3 !! 4 !! 5 !! 6 !! 7 !! 8 | |||
|- | |||
! colspan="1" rowspan="9"|32kB PRG bank bits !! 0 | |||
| [[NROM]] || [[Vs. System]] || [[CNROM]], [[iNES Mapper 087|87]], [[iNES Mapper 101|101]] || || || || || || oversize [[CNROM]] | |||
|- | |||
!1 | |||
| [[AxROM|AN1ROM]]¹ || || [[GxROM|MHROM]] || [[NINA-003-006|NINA-03/06]] || || || || | |||
|- | |||
!2 | |||
| [[AxROM|ANROM]]¹, [[BNROM]] || || [[GxROM|GNROM]], [[iNES Mapper 038|38]] || [[iNES Mapper 086|86]] || [[iNES Mapper 011|11]], [[iNES Mapper 036|36]], [[iNES Mapper 140|140]] || || oversize [[iNES Mapper 038|38]] | |||
|- | |||
!3 | |||
| [[AxROM|AOROM]]¹ || || || || [[iNES Mapper 113|113]] || | |||
|- | |||
!4 | |||
| oversize [[AxROM]]¹ || || || || oversize [[GxROM|GNROM]] | |||
|- | |||
!5 | |||
| || || || | |||
|- | |||
!6 | |||
| | |||
| || | |||
|- | |||
!7 | |||
| || | |||
|- | |||
!8 | |||
| oversize [[BNROM]] | |||
|} | |||
{| class="datatable" | |||
|- | |||
! colspan=2 rowspan=2|UxROM-like !! colspan=7 style="text-align:center;"|8kB CHR bank bits | |||
|- | |||
!0 || 1 || 2 || 3 || 4 || 5 || 6 | |||
|- | |||
! colspan=1 rowspan=7|16kB PRG bank bits || 2 | |||
| || || || || [[iNES Mapper 168|168]]† || || | |||
|- | |||
!3 | |||
| [[UxROM|UNROM]], [[iNES Mapper 094|94]] || || || || [[iNES Mapper 072|72]], [[iNES Mapper 078|78]]¹, [[iNES Mapper 089|89]]¹, [[iNES Mapper 093|93]], [[iNES Mapper 152|152]]¹ || | |||
|- | |||
!4 | |||
| [[UxROM|UOROM]], [[iNES Mapper 180|180]] || || || || [[iNES Mapper 070|70]], [[iNES Mapper 092|92]] | |||
|- | |||
!5 | |||
| || || || | |||
|- | |||
!6 | |||
| oversize [[iNES Mapper 094|94]] || || | |||
|- | |||
!7 | |||
| || | |||
|- | |||
!8 | |||
| oversize [[UxROM]] | |||
|} | |||
† banks CHR-RAM, not CHR-ROM | † banks CHR-RAM, not CHR-ROM | ||
¹ has mapper-controlled single-screen mirroring. | ¹ has mapper-controlled single-screen mirroring. |
Revision as of 19:58, 25 October 2012
It appears that all discrete logic mappers either switch 32kB at a time with no fixed bank ("GxROM-like"), or have a 16kB fixed bank and can switch the other ("UxROM-like"). The tables below illustrate the tradeoffs between CHR, PRG, and banking style.
GxROM-like | 8kB CHR bank bits | |||||||||
---|---|---|---|---|---|---|---|---|---|---|
0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | ||
32kB PRG bank bits | 0 | NROM | Vs. System | CNROM, 87, 101 | oversize CNROM | |||||
1 | AN1ROM¹ | MHROM | NINA-03/06 | |||||||
2 | ANROM¹, BNROM | GNROM, 38 | 86 | 11, 36, 140 | oversize 38 | |||||
3 | AOROM¹ | 113 | ||||||||
4 | oversize AxROM¹ | oversize GNROM | ||||||||
5 | ||||||||||
6 | ||||||||||
7 | ||||||||||
8 | oversize BNROM |
UxROM-like | 8kB CHR bank bits | |||||||
---|---|---|---|---|---|---|---|---|
0 | 1 | 2 | 3 | 4 | 5 | 6 | ||
16kB PRG bank bits | 2 | 168† | ||||||
3 | UNROM, 94 | 72, 78¹, 89¹, 93, 152¹ | ||||||
4 | UOROM, 180 | 70, 92 | ||||||
5 | ||||||||
6 | oversize 94 | |||||||
7 | ||||||||
8 | oversize UxROM |
† banks CHR-RAM, not CHR-ROM
¹ has mapper-controlled single-screen mirroring.