INES Mapper 148: Revision history

From NESdev Wiki
Jump to navigationJump to search

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

18 June 2024

  • curprev 16:4416:44, 18 June 2024Lidnariq talk contribs 937 bytes +73 someone bothered to trace the photos in the flickr link and found that CPU A13 and A14 are also ORed into the bits that must not be set for a mapper write

30 November 2019

  • curprev 21:0621:06, 30 November 2019NewRisingSun talk contribs 864 bytes −298 The "lack of bus prevention circuitry" part was highly misleading, as bus prevention circuity more commonly refers to PRG-ROM /OE being connected to inverted CPU /WR, when we're actually talking about a different address range.

28 May 2017

30 May 2014

14 May 2014

13 May 2014

12 May 2014