KS-201 pinout: Difference between revisions
From NESdev Wiki
Jump to navigationJump to search
Krzysiobal (talk | contribs) (Created page with "National Semiconductor KS-201: 28-pin DIP .-\_/-. CPU M2 -> |01 28| -- +5V CPU A1 -> |02 27| -> PRG A13 CPU A2 -> |03 26| -> PRG A14 CPU A3...") |
m (link to corresponding mapper) |
||
Line 1: | Line 1: | ||
National Semiconductor KS-201: 28-pin DIP | National Semiconductor KS-201: 28-pin DIP (Canonically [[NES 2.0 Mapper 554]]) | ||
.-\_/-. | .-\_/-. |
Revision as of 20:51, 28 July 2020
National Semiconductor KS-201: 28-pin DIP (Canonically NES 2.0 Mapper 554)
.-\_/-. CPU M2 -> |01 28| -- +5V CPU A1 -> |02 27| -> PRG A13 CPU A2 -> |03 26| -> PRG A14 CPU A3 -> |04 25| -> PRG A15 CPU A4 -> |05 24| -> PRG A16 CPU A5 -> |06 23| -> CHR A13 CPU A6 -> |07 22| -> CHR A14 CPU A7 -> |08 21| -> CHR A15 CPU A8 -> |09 20| -> CHR A16 CPU A9 -> |10 19| -> PRG /CE CPU A10 -> |11 18| <- unknown input (VCC) CPU A11 -> |12 17| <- CPU /ROMSEL CPU A12 -> |13 16| <- CPU A14 GND -- |14 15| <- CPU A13 '-----'