SL1ROM: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
m (Created page with ''''SL1ROM''' (NES-SL1ROM and HVC-SL1ROM) is a board within the SxROM set. Like other SxROM boards, SL1ROM uses the Nintendo MMC1 ASIC. == Overview == * PRG ROM size...')
 
(Redirected page to SxROM)
 
Line 1: Line 1:
'''SL1ROM''' (NES-SL1ROM and HVC-SL1ROM) is a board within the [[SxROM]] set. Like other SxROM boards, SL1ROM uses the [[MMC1|Nintendo MMC1]] ASIC.
#REDIRECT [[SxROM]]
 
== Overview ==
* PRG ROM size: 64, 128 or 256 KB (DIP-28/32 Nintendo pinout)
* PRG ROM bank size: 16 KB or 32 KB
* PRG RAM: None
* CHR capacity: 128 KB ROM (DIP-28 Nintendo pinout)
* CHR bank size: 8 KB or 4 KB
* Nametable [[mirroring]]: Controlled by mapper
* Subject to [[bus conflict]]s: No
 
== Hardware ==
 
This particular board uses a [[7432]] chip (quad OR gate) to handle enable signals for a 28-pin 128 KB CHR ROM chip. Aside of this, this board is functionally identical to [[SLROM]].
 
== See also ==
*[[MMC1|Nintendo MMC1]]

Latest revision as of 04:30, 15 November 2010

Redirect to:

Retrieved from "https://www.nesdev.org/w/index.php?title=SL1ROM&oldid=11070"