NES 2.0 Mapper 344: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
m (defaultsort)
m (→‎Outer Bank and Mode Register ($6000-$7FFF, write): Showing address bits 0-3 in the mask.)
 
(5 intermediate revisions by one other user not shown)
Line 1: Line 1:
{{DEFAULTSORT:344}}[[Category:Multicart mappers]][[Category:MMC3-like mappers]][[Category:Mappers with scanline IRQs]]
{{DEFAULTSORT:344}}[[Category:Multicart mappers]][[Category:MMC3-like mappers]][[Category:Mappers with scanline IRQs]]
NES 2.0 Mapper 344 is used for the ''Kuai Da Jin Ka Zhong Ji Tiao Zhan 3-in-1 (3-in-1,6-in-1,Unl)'' multicart. Its UNIF board name is '''BMC-GN-26'''.
'''NES 2.0 Mapper 344''' denotes the '''GN-26''' [[MMC3]]-based multicart circuit board. Its UNIF board name is '''BMC-GN-26''' (with incorrect PRG bank order).
 
* ''快打金卡终极挑战 (Kuàidǎ Jīnkǎ Zhōngjí Tiǎozhàn) 3/6-in-1''


==Outer Bank and Mode Register ($6000-$7FFF, write)==
==Outer Bank and Mode Register ($6000-$7FFF, write)==
  Mask: $E000
  Mask: $E00F
   
   
  A~FEDC BA98 7654 3210
  A~FEDC BA98 7654 3210
   -------------------
   -------------------
   .... .... ..oo DSOO
   011. .... .... SMBA
              || ||++- PRG/CHR A17..A18 when S=0
                  ||++- PRG/CHR A18..17
              || |+--- Select PRG-ROM mode
                  ||+-- CHR A17 mode
              || |      0: Normal MMC3 mode
                  ||    0: CHR A17=MMC3 A17
              || |      1: Pseudo-NROM: MMC3 bank register 6 bits 1-3
                  ||     1: CHR A17=$6000.0
              || |        provides PRG A14..A16 for CPU $8000-$FFFF
                  |+--- Select PRG-ROM mode
              || +---- PRG A14 mode when S=1
                  |      0: MMC3 PRG mode
              ||        0: PRG A14=CPU A14 (NROM-256)
                  |      1: NROM PRG mode
              ||        1: PRG A14=MMC3 bank register 6 bit 1
                  +---- Solder pad test
              ++------ PRG/CHR A17..A18 when S=1
* WRAM must be enabled in $A001.7 before writing to this register.
As it uses the MMC3 clones's WRAM interface, writing to the Outer Bank register requires enabling and not write-protecting WRAM in the MMC's $A001 register.
* The inner PRG bank is restricted to 128 KiB.
* NROM mode PRG forces MMC3's CPU A13 and A14 inputs to GND and replaces MMC3's PRG A13 output with CPU A13. This means that MMC3 bank register 6 bits 1-3 provide PRG A14..A16 for the entire CPU $8000-$FFFF range.
* The common dump of ''快打金卡终极挑战 (Kuàidǎ Jīnkǎ Zhōngjí Tiǎozhàn) 3/6-in-1'' has the 128 KiB PRG-ROM banks mixed-up, correct would be in the order 0, 3, 1, 2.
* Depending on whether a solder pad is connected, setting the S bit may disable PRG-ROM. The menu sets this bit to select between two different game counts.


==MMC3-compatible registers==
==MMC3-compatible registers==
Mask: $E001
Mask: $E001
 
See [[MMC3]].
See [[MMC3]].
==Notes==
* The inner PRG-ROM bank is restricted to 128 KiB, the CHR-ROM bank unrestricted.

Latest revision as of 21:01, 1 March 2022

NES 2.0 Mapper 344 denotes the GN-26 MMC3-based multicart circuit board. Its UNIF board name is BMC-GN-26 (with incorrect PRG bank order).

  • 快打金卡终极挑战 (Kuàidǎ Jīnkǎ Zhōngjí Tiǎozhàn) 3/6-in-1

Outer Bank and Mode Register ($6000-$7FFF, write)

Mask: $E00F

A~FEDC BA98 7654 3210
  -------------------
  011. .... .... SMBA
                 ||++- PRG/CHR A18..17
                 ||+-- CHR A17 mode
                 ||     0: CHR A17=MMC3 A17
                 ||     1: CHR A17=$6000.0
                 |+--- Select PRG-ROM mode
                 |      0: MMC3 PRG mode
                 |      1: NROM PRG mode
                 +---- Solder pad test
  • WRAM must be enabled in $A001.7 before writing to this register.
  • The inner PRG bank is restricted to 128 KiB.
  • NROM mode PRG forces MMC3's CPU A13 and A14 inputs to GND and replaces MMC3's PRG A13 output with CPU A13. This means that MMC3 bank register 6 bits 1-3 provide PRG A14..A16 for the entire CPU $8000-$FFFF range.
  • The common dump of 快打金卡终极挑战 (Kuàidǎ Jīnkǎ Zhōngjí Tiǎozhàn) 3/6-in-1 has the 128 KiB PRG-ROM banks mixed-up, correct would be in the order 0, 3, 1, 2.
  • Depending on whether a solder pad is connected, setting the S bit may disable PRG-ROM. The menu sets this bit to select between two different game counts.

MMC3-compatible registers

Mask: $E001

See MMC3.