Jaleco SS 88006 pinout: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
(oscillator pin directions are knowable from the datasheet)
(audio circuit, only nontrivial because µPD775X needs an external pullup)
 
(2 intermediate revisions by the same user not shown)
Line 27: Line 27:
                   '--------'
                   '--------'


Some PCBs include an external [[7432]] to delay M2 and/or /ROMSEL. The integral OR gate on pin 26 seems to be too slow. [https://forums.nesdev.org/viewtopic.php?p=246719#p246719]
The integral OR gate on pin 26, intended for use with a 28-pin 128KiB CHR-ROM, seems to be too slow. [https://forums.nesdev.org/viewtopic.php?p=246719#p246719]
To support a 28-pin 128KiB CHR-ROM, some PCBs include an external [[7432]].


The associated ADPCM IC is wired as:
The associated ADPCM IC is wired as:
Line 43: Line 44:
         GND -- |09  10| -- VCC
         GND -- |09  10| -- VCC
                 '------'
                 '------'
For games that use the ADPCM IC, it's wired as:
                150                (µPD775X.6)
      +5V------/\/\/------+------- AVO
                          |
From 2A03------/\/\/------+------- To RF
(Cart.45)      330                (Cart.46)
                  1K
      +5V------/\/\/------ REF (µPD775X.7)


Most PCBs (JF-24, -25, -29, and -37 without RAM; JF-27 and -40 with RAM and without ADPCM) have jumpers to configure operation:
Most PCBs (JF-24, -25, -29, and -37 without RAM; JF-27 and -40 with RAM and without ADPCM) have jumpers to configure operation:
Line 57: Line 69:
JF-23 does not have any jumpers; it is always wired as though J2, J3, and J5 were shorted.
JF-23 does not have any jumpers; it is always wired as though J2, J3, and J5 were shorted.


Jaleco's 32-pin CHR ROMs are neither a JEDEC-standard pinout, nor the same as Nintendo's proprietary 32-pin CHR ROMs. Like Nintendo, pin 24 remained A16, and pin 2 became PPU /RD. However, on JF-37, A17 is instead on pin 30, and other PCBs don't have a trace for A17 at all.
No PCBs have been seen with J4 or J6 enabled, not even on boards that could support it.
 
Jaleco's 32-pin CHR ROMs are neither a JEDEC-standard pinout, nor the same as Nintendo's proprietary 32-pin CHR ROMs. Like Nintendo, pin 24 remained A16, and pin 2 became PPU /RD. However, on JF-29, JF-37, and JF-40, A17 is instead on pin 30, and other PCBs don't have a trace for A17 at all.


Source: [//forums.nesdev.org/viewtopic.php?t=19727]
Source: [//forums.nesdev.org/viewtopic.php?t=19727]

Latest revision as of 16:08, 29 November 2024

Jaleco SS 88006: 42-pin 0.6" shrink DIP (Canonically mapper 18)

                  SS 88006
                 .---\/---.
       (f) M2 -> |01    42| -- VCC
(frw) CPU A12 -> |02    41| -> PRG RAM +CE (w)
  (f) CPU A13 -> |03    40| -> PRG RAM /CE (w) (Also shorted to RAM /OE)
  (f) CPU A14 -> |04    39| -> PRG RAM /WE (w)
  (r) PRG /CE <- |05    38| -> µPD775x /RESET
  (r) PRG A15 <- |06    37| -> µPD775x /START
  (r) PRG A14 <- |07    36| -> CIRAM A10 (f)
  (r) PRG A13 <- |08    35| <- OR B (PPU /RD)
  (r) PRG A16 <- |09    34| -> CHR A17 (r)
  (r) PRG A17 <- |10    33| -> CHR A10 (r)
  (r) PRG A18 <- |11    32| -> CHR A16 (r)
 (frw) CPU A1 -> |12    31| -> CHR A11 (r)
 (frw) CPU A0 -> |13    30| -> CHR A13 (r)
 (frw) CPU D0 -> |14    29| -> CHR A12 (r)
 (frw) CPU D1 -> |15    28| -> CHR A14 (r)
 (frw) CPU D2 -> |16    27| -> CHR A15 (r)
 (frw) CPU D3 -> |17    26| -> OR Y (unused)
      (f) R/W -> |18    25| <- OR A (PPU A13)
  (f) /ROMSEL -> |19    24| <- PPU A12 (f)
     (f) /IRQ <- |20    23| <- PPU A11 (f)
          GND -- |21    22| <- PPU A10 (f)
                 '--------'

The integral OR gate on pin 26, intended for use with a 28-pin 128KiB CHR-ROM, seems to be too slow. [1] To support a 28-pin 128KiB CHR-ROM, some PCBs include an external 7432.

The associated ADPCM IC is wired as:

           µPD7755/6C
                __  __
(I4) PRG D6 -> |01\/18| <- PRG D5 (I3)
(I5) PRG D7 -> |02  17| <- PRG D4 (I2)
   (I6) GND -> |03  16| <- PRG D3 (I1)
   (I7) GND -> |04  15| <- PRG D2 (I0)
(volume) R2 -> |05  14| <- /START
  sound out <- |06  13| <- /CS (Always connected to GND)
     (BUSY) <- |07  12| <- X1
     /RESET -> |08  11| -> X2
        GND -- |09  10| -- VCC
               '------'

For games that use the ADPCM IC, it's wired as:

                150                (µPD775X.6)
      +5V------/\/\/------+------- AVO
                          |
From 2A03------/\/\/------+------- To RF
(Cart.45)       330                (Cart.46)

                 1K
      +5V------/\/\/------ REF (µPD775X.7)

Most PCBs (JF-24, -25, -29, and -37 without RAM; JF-27 and -40 with RAM and without ADPCM) have jumpers to configure operation:

  • 0 ohm through-hole jumpers on the component side:
    • J1 connects CHR ROM /CE = pin 20 of 28 = pin 22 of 32 to PPU A13.
    • J2 connects the same pin to the output of the OR gate.
  • Cut-and-solder jumpers on the solder side:
    • J3 connects SS 88006 pin 19 to card edge /ROMSEL
    • J4 connects the same pin to the delayed copy of the same signal generated by the 7432.
    • J5 connects SS 88006 pin 1 to card edge M2
    • J6 connects the same pin to the delayed copy of the same signal generated by the 7432.

JF-23 does not have any jumpers; it is always wired as though J2, J3, and J5 were shorted.

No PCBs have been seen with J4 or J6 enabled, not even on boards that could support it.

Jaleco's 32-pin CHR ROMs are neither a JEDEC-standard pinout, nor the same as Nintendo's proprietary 32-pin CHR ROMs. Like Nintendo, pin 24 remained A16, and pin 2 became PPU /RD. However, on JF-29, JF-37, and JF-40, A17 is instead on pin 30, and other PCBs don't have a trace for A17 at all.

Source: [2]