User contributions for Ulfalizer
From NESdev Wiki
Jump to navigationJump to search
14 April 2013
- 10:4010:40, 14 April 2013 diff hist +12 Input devices Mark some details as possibly NES-specific
- 10:3910:39, 14 April 2013 diff hist +197 N Talk:Input devices Created page with "I guess the discussion at the beginning could be NES-specific. Could someone fill in the details for Famicom? -~~~~"
- 09:4909:49, 14 April 2013 diff hist +86 Standard controller Clarify evil details
- 09:3909:39, 14 April 2013 diff hist 0 Input devices "Receives" implies output, so use "connected" instead
- 09:3109:31, 14 April 2013 diff hist +13 Standard controller Link glossary entry for 'strobe'
- 08:0708:07, 14 April 2013 diff hist +39 Glossary Clarify CIRAM entry
- 08:0508:05, 14 April 2013 diff hist +176 Glossary Add 'strobe' entry
- 07:5707:57, 14 April 2013 diff hist +44 NES reference guide Add link to wiring diagram
- 07:5507:55, 14 April 2013 diff hist +81 N File:Neswires.jpg NES wiring diagram (from http://img70.imageshack.us/img70/7050/ntd8bitnes4qk.jpg)
- 07:0507:05, 14 April 2013 diff hist +26 Input devices Make pinout link stand out a bit more
- 07:0207:02, 14 April 2013 diff hist −15 Input devices Rephrase $4016/17/r to be clearer
- 06:5506:55, 14 April 2013 diff hist +531 Input devices Add some pin and signal descriptions for $4016 and $4017
- 06:2006:20, 14 April 2013 diff hist +2 m PPU No edit summary
- 06:1806:18, 14 April 2013 diff hist +43 CPU pinout Add link to CPU interrupt quirks page
- 06:1406:14, 14 April 2013 diff hist +191 PPU Add link to the 2C02 technical reference document
- 05:5605:56, 14 April 2013 diff hist +193 CPU Add link to the 2A03 technical reference document
- 05:4805:48, 14 April 2013 diff hist +231 CPU pinout Add duty cycle information for M2
- 04:5304:53, 14 April 2013 diff hist −16 CPU interrupts Rearrange sections to put the hijacking quirk last and reword CLI/SEI/PLP explanation a bit
- 04:4604:46, 14 April 2013 diff hist −48 CPU interrupts No PC increments at all for IRQ/NMI, so reword BRK comparison
12 April 2013
- 15:3215:32, 12 April 2013 diff hist +246 Talk:Nesdev Wiki/current No edit summary
- 14:2614:26, 12 April 2013 diff hist −14 CPU interrupts No PC increments at all for IRQ/NMI
- 11:3511:35, 12 April 2013 diff hist +24 CPU interrupts Add I flag set points to tick-by-tick breakdowns
- 05:5605:56, 12 April 2013 diff hist +57 CPU Add note about every cycle being either read or write. Not sure if this is the best spot...
- 05:4805:48, 12 April 2013 diff hist +306 N Talk:NES reference guide Created page with "Maybe a page with links to old docs like YOSHi's could be added, with a warning that they might be inaccurate. Re-reading things in someone else's words helped me at least, ev..."
- 05:4105:41, 12 April 2013 diff hist −85 CPU interrupts Remove link to thread as it isn't really necessary with the added information and also inaccurate about the polling
- 05:3905:39, 12 April 2013 diff hist +338 6502 instructions Add links to Visual 6502 and Visual 2A03
- 05:3305:33, 12 April 2013 diff hist +390 N 6502 instructions Created page with "Below are some references for the 6502 instruction set: * http://www.obelisk.demon.co.uk/6502/reference.html - Instruction reference with flag behavior and timing * http://us..."
- 05:1005:10, 12 April 2013 diff hist +878 CPU interrupts Add a primer on low-level interrupt behavior and details on the branch instructions
- 03:2503:25, 12 April 2013 diff hist +206 CPU interrupts No edit summary
- 02:1702:17, 12 April 2013 diff hist +48 CPU interrupts Update explanation for CLI/SEI/PLP IRQ delay and link to a more relevant post
11 April 2013
- 13:4113:41, 11 April 2013 diff hist +247 CPU interrupts Add explanation for the delayed IRQ behavior
- 13:2513:25, 11 April 2013 diff hist 0 m CPU interrupts Might as well use A for both addresses
- 13:2313:23, 11 April 2013 diff hist −24 m CPU interrupts Not sure if the signal status is actually queried at that point, so just say "determines", as that has been verified down to the tick
- 13:2113:21, 11 April 2013 diff hist +143 CPU interrupts Add link to page on visual6502.org that covers the interrupt hijacking quirk
- 13:1913:19, 11 April 2013 diff hist −154 CPU interrupts Remove some redundancy
- 13:1013:10, 11 April 2013 diff hist +1,018 CPU interrupts Add tick-by-tick execution profiles for IRQ and NMI
- 10:0510:05, 11 April 2013 diff hist +166 CPU interrupts Add note about the B flag
- 09:5509:55, 11 April 2013 diff hist +32 Emulator tests Add link to 'CPU interrupt quirks' page
- 09:5009:50, 11 April 2013 diff hist +6 m CPU interrupts s/IRQ/interrupt/ to be clearer
- 09:4809:48, 11 April 2013 diff hist +31 m CPU interrupts No edit summary
- 09:4709:47, 11 April 2013 diff hist −5 m CPU interrupts Reword a bit
- 09:3809:38, 11 April 2013 diff hist +1 m CPU interrupts Fix typo
- 09:3809:38, 11 April 2013 diff hist +159 CPU interrupts Add note on interrupt internals
- 09:3409:34, 11 April 2013 diff hist +33 CPU interrupts Add link to 6502_cpu.txt for instruction cycle breakdown
- 09:2909:29, 11 April 2013 diff hist +169 CPU interrupts Minor rewording and more notes
- 09:2009:20, 11 April 2013 diff hist +27 CPU Link the newly created "CPU interrupt quirks" page
- 09:1909:19, 11 April 2013 diff hist +2,601 N CPU interrupts Created page with "== Interrupt hijacking == The MOS 6502 and by extension the 2A03/07 has a quirk that can cause one type of interrupt to partially hijack another type if they occur very close..."
- 07:5607:56, 11 April 2013 diff hist +196 PPU frame timing Clarify why the suppression behavior occurs
10 April 2013
- 02:5102:51, 10 April 2013 diff hist +250 Talk:CPU pinout No edit summary
- 02:4402:44, 10 April 2013 diff hist +63 CPU pinout Make the M2/φ0 connection explicit. (It can be inferred, but I think I would have missed it, so putting it in.)