Talk:APU DMC

From NESdev Wiki
Revision as of 00:29, 24 January 2011 by Quietust (talk | contribs) (this too)
Jump to navigationJump to search

Similarly to the noise channel, the DPCM channel's frequency counter on the die is a 9-bit linear feedback shift register (with taps at the 5th and 9th bits); when I take the counter values from the on-die ROM and run the LFSR until the result is '100000000', the cycle counts (for NTSC) match once multiplied by 2. --Quietust 05:00, 23 January 2011 (UTC)