File:Apu address.jpg: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
m (anybody capable of interpreting these images is welcome to figure out how to enable these extra registers...)
(traced out all of the registers, and I've located what W$401A is connected to - triangle wave position (D0-D4) and something I don't recognize (D7))
Line 1: Line 1:
The NES APU's address decoder, generating enables for all reads/writes within $4000-$401F.
The NES APU's address decoder, generating enables for all reads/writes within $4000-$401F.


Of very special note are the 4 signals at the very top for readable registers at $4018 (pulse 0 output on D0-D3 and pulse 1 output on D4-D7), $4019 (triangle output on D0-D3, noise output on D4-D7), $401A (DPCM output on D0-D6), and a writable register at $401A (purpose unknown); all 4 of these signals have an additional enable which seems to come from the vicinity of [[CPU pin out and signal description|pin 30]].
Of very special note are the 4 signals at the very top for readable registers at $4018 (pulse 0 output on D0-D3 and pulse 1 output on D4-D7), $4019 (triangle output on D0-D3, noise output on D4-D7), $401A (DPCM output on D0-D6), and a writable register at $401A (set triangle position to D0-D4, and set something unknown to D7); all 4 of these signals have an additional enable which seems to come from the vicinity of [[CPU pin out and signal description|pin 30]].


Source: http://uxul.org/~noname/chips/cpu-5/stitched/final/ http://uxul.org/~noname/chips/cpu-2/no-metal/stitched/final/
Source: http://uxul.org/~noname/chips/cpu-5/stitched/final/ http://uxul.org/~noname/chips/cpu-2/no-metal/stitched/final/

Revision as of 04:02, 27 February 2011

The NES APU's address decoder, generating enables for all reads/writes within $4000-$401F.

Of very special note are the 4 signals at the very top for readable registers at $4018 (pulse 0 output on D0-D3 and pulse 1 output on D4-D7), $4019 (triangle output on D0-D3, noise output on D4-D7), $401A (DPCM output on D0-D6), and a writable register at $401A (set triangle position to D0-D4, and set something unknown to D7); all 4 of these signals have an additional enable which seems to come from the vicinity of pin 30.

Source: http://uxul.org/~noname/chips/cpu-5/stitched/final/ http://uxul.org/~noname/chips/cpu-2/no-metal/stitched/final/

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current21:56, 21 September 2021Thumbnail for version as of 21:56, 21 September 20211,314 × 400 (294 KB)>Maintenance script== Summary == Importing file

There are no pages that use this file.