MMC4 pinout: Difference between revisions
From NESdev Wiki
Jump to navigationJump to search
(Revised Pinout to Match Others, Added Legend) |
(Undid edit because it broke the site. I will look into this later) Tag: Undo |
||
| Line 2: | Line 2: | ||
/ \ | / \ | ||
/ O \ | / O \ | ||
? - /01 44\ <- CPU R/W | |||
/ROMSEL -> /02 43\ <- CPU D0 | /ROMSEL -> /02 43\ <- CPU D0 | ||
PPU /RD -> /03 42\ <- CPU D1 | PPU /RD -> /03 42\ <- CPU D1 | ||
PPU A3 -> /04 41\ <- CPU D2 | PPU A3 -> /04 41\ <- CPU D2 | ||
? - /05 40\ <- CPU D3 | |||
GND - /06 \ 39\ <- CPU D4 | |||
PPU A4 -> /07 \ 38\ -> PRG /CE | PPU A4 -> /07 \ 38\ -> PRG /CE | ||
PPU A5 -> /08 \ _\ 37\ -> PRG A17 | PPU A5 -> /08 \ _\ 37\ -> PRG A17 | ||
PPU A6 -> /09 \ \| 36\ -> PRG A16 | PPU A6 -> /09 \ \| 36\ -> PRG A16 | ||
PPU A7 -> /10 \ \ 35\ -> PRG A15 | PPU A7 -> /10 \ \ 35\ -> PRG A15 | ||
? - /11 \ _\ 34\ -> PRG A14 | |||
PPU A8 -> \12 /\ \| 33/ - tied to pin 32 | PPU A8 -> \12 /\ \| 33/ - tied to pin 32 | ||
PPU A9 -> \13 \ \ 32/ <- CPU A12 | PPU A9 -> \13 \ \ 32/ <- CPU A12 | ||
| Line 18: | Line 18: | ||
PPU A11 -> \15 \/\ / 30/ <- CPU A14 | PPU A11 -> \15 \/\ / 30/ <- CPU A14 | ||
PPU A12 -> \16 \ \ 29/ <- M2 | PPU A12 -> \16 \ \ 29/ <- M2 | ||
PPU A13 -> \17 \ 28/ | PPU A13 -> \17 \ 28/ - GND | ||
GND - \18 27/ - VCC | |||
CHR A12 <- \19 26/ -> VRAM A10 | CHR A12 <- \19 26/ -> VRAM A10 | ||
CHR A13 <- \20 25/ -> PRG RAM +CE | CHR A13 <- \20 25/ -> PRG RAM +CE | ||
CHR A14 <- \21 24/ -> CHR A16 | CHR A14 <- \21 24/ -> CHR A16 | ||
CHR A15 <- \22 23/ -> PRG RAM /CE | CHR A15 <- \22 23/ -> PRG RAM /CE | ||
\ / | \ / | ||
\ / | \ / | ||
* Source: [http://forums.nesdev.org/viewtopic.php?p=100951#p100951 INL on the forum] | * Source: [http://forums.nesdev.org/viewtopic.php?p=100951#p100951 INL on the forum] | ||
[[Category:Pinouts]] | [[Category:Pinouts]] | ||
Revision as of 10:36, 10 October 2024
Nintendo MMC4: 44-pin TQFP
/ \
/ O \
? - /01 44\ <- CPU R/W
/ROMSEL -> /02 43\ <- CPU D0
PPU /RD -> /03 42\ <- CPU D1
PPU A3 -> /04 41\ <- CPU D2
? - /05 40\ <- CPU D3
GND - /06 \ 39\ <- CPU D4
PPU A4 -> /07 \ 38\ -> PRG /CE
PPU A5 -> /08 \ _\ 37\ -> PRG A17
PPU A6 -> /09 \ \| 36\ -> PRG A16
PPU A7 -> /10 \ \ 35\ -> PRG A15
? - /11 \ _\ 34\ -> PRG A14
PPU A8 -> \12 /\ \| 33/ - tied to pin 32
PPU A9 -> \13 \ \ 32/ <- CPU A12
PPU A10 -> \14 \ 31/ <- CPU A13
PPU A11 -> \15 \/\ / 30/ <- CPU A14
PPU A12 -> \16 \ \ 29/ <- M2
PPU A13 -> \17 \ 28/ - GND
GND - \18 27/ - VCC
CHR A12 <- \19 26/ -> VRAM A10
CHR A13 <- \20 25/ -> PRG RAM +CE
CHR A14 <- \21 24/ -> CHR A16
CHR A15 <- \22 23/ -> PRG RAM /CE
\ /
\ /
- Source: INL on the forum
