Talk:MMC1 pinout: Difference between revisions
From NESdev Wiki
Jump to navigationJump to search
(→SNROM, etc... loses CHR banking ?: new section) |
(→SXROM wram: new section) |
||
Line 8: | Line 8: | ||
I'm pretty sure they don't, they just bank only 8k as they were always supposed to, and it's possible to have two banks of 4k and bankswitch them independently. I might be wrong, I'll have to double check. | I'm pretty sure they don't, they just bank only 8k as they were always supposed to, and it's possible to have two banks of 4k and bankswitch them independently. I might be wrong, I'll have to double check. | ||
[[User:Bregalad|Bregalad]] ([[User talk:Bregalad|talk]]) 04:26, 15 May 2014 (MDT) | [[User:Bregalad|Bregalad]] ([[User talk:Bregalad|talk]]) 04:26, 15 May 2014 (MDT) | ||
== SXROM wram == | |||
32K ram does not have an A15 line if the address lines start at the conventional 0, right? pins 9 and 10 should probably be WRAM A13 and A14 respectively? |
Revision as of 04:37, 25 February 2015
Tying PA12 low
Based on the description of NES-EVENT (#105), it appears to tie the MMC1's PA12 input low and connect the cart's PA12 to A12 of the CHR RAM. --Tepples 08:31, 12 October 2012 (MDT)
- Given the pictures I can find (kevtris, kevtris-via-bootgod; both are component side only), it looks like the PA12 input is likely still connected to the cartridge edge. I can't tell anything about whether MMC1 CHR A12 OUT goes to CHR RAM A12. And when I load NWC in FCEUX and trap all mapper writes, it looks like the game just uses 8KB mode anyway. —Lidnariq 11:41, 12 October 2012 (MDT)
SNROM, etc... loses CHR banking ?
I'm pretty sure they don't, they just bank only 8k as they were always supposed to, and it's possible to have two banks of 4k and bankswitch them independently. I might be wrong, I'll have to double check. Bregalad (talk) 04:26, 15 May 2014 (MDT)
SXROM wram
32K ram does not have an A15 line if the address lines start at the conventional 0, right? pins 9 and 10 should probably be WRAM A13 and A14 respectively?