PPU memory map: Difference between revisions
Rainwarrior (talk | contribs) (it's not VRAM, there is 2k RAM available for use but the rest is just addressable space) |
Rainwarrior (talk | contribs) (this is not VRAM, though it is the default mapping) |
||
| Line 29: | Line 29: | ||
In addition, the PPU contains 256 bytes of memory known as [[PPU OAM|Object Attribute Memory]] in a separate address space, which determines how sprites are rendered. The CPU also manipulates this memory through special memory-mapped registers in its own address space. | In addition, the PPU contains 256 bytes of memory known as [[PPU OAM|Object Attribute Memory]] in a separate address space, which determines how sprites are rendered. The CPU also manipulates this memory through special memory-mapped registers in its own address space. | ||
=== | === Nametable layout === | ||
{| class="tabular" | {| class="tabular" | ||
! Address || Size || Note || Description | ! Address || Size || Note || Description | ||
Revision as of 21:03, 19 January 2015
PPU memory map
The PPU addresses a 16k space, $0000-3FFF, completely separate from the CPU's data bus. It is either directly accessed by the PPU itself, or via the CPU with memory mapped registers at $2006 and $2007.
The NES has 2k of RAM dedicated to the PPU, normally mapped to the nametable address space from $2000-2FFF, but this can be rerouted through custom cartridge wiring.
| Address range | Size | Description |
|---|---|---|
| $0000-$0FFF | $1000 | Pattern Table 0 [lower CHR bank] |
| $1000-$1FFF | $1000 | Pattern Table 1 [upper CHR bank] |
| $2000-$23FF | $0400 | Name Table #0 |
| $2400-$27FF | $0400 | Name Table #1 |
| $2800-$2BFF | $0400 | Name Table #2 |
| $2C00-$2FFF | $0400 | Name Table #3 |
| $3000-$3EFF | $0F00 | Mirrors of $2000-$2EFF |
| $3F00-$3F1F | $0020 | Palette RAM indexes [not RGB values] |
| $3F20-$3FFF | $00E0 | Mirrors of $3F00-$3F1F |
In addition, the PPU contains 256 bytes of memory known as Object Attribute Memory in a separate address space, which determines how sprites are rendered. The CPU also manipulates this memory through special memory-mapped registers in its own address space.
Nametable layout
| Address | Size | Note | Description |
|---|---|---|---|
| $0000 | $1000 | C | Pattern Table #0 |
| $1000 | $1000 | C | Pattern Table #1 |
| $2000 | $03C0 | Name Table #0 | |
| $23C0 | $0040 | Attribute Table #0 | |
| $2400 | $03C0 | N | Name Table #1 |
| $27C0 | $0040 | N | Attribute Table #1 |
| $2800 | $03C0 | N | Name Table #2 |
| $2BC0 | $0040 | N | Attribute Table #2 |
| $2C00 | $03C0 | N | Name Table #3 |
| $2FC0 | $0040 | N | Attribute Table #3 |
| $3000 | $0F00 | R | |
| $3F00 | $0010 | Background palette | |
| $3F10 | $0010 | Sprite palette | |
| $3F20 | $00E0 | P |
- C = This memory is not in the NES but on the cartridge board. It can be CHR ROM or CHR RAM.
- N = Mirrored nametables, in a manner controlled by the cartridge board (see Mirroring)
- P = Palette mirror
- R = Mirror of $2000-2EFF (N)
(Note: All of this, with the exception of the palette, can be rewired in the cartridge. However, their function remains what is listed above even if rewired.)
