INES Mapper 134: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
(Created page with "{{DEFAULTSORT:134}}Category:Multicart mappersCategory:MMC3-like mappersCategory:Mappers with scanline IRQsCategory:iNES Mappers '''iNES Mapper 134''' denotes a...")
 
(Correction)
Line 34: Line 34:
     ||| |      1: 128 KiB, PRG A17 from $6001 bit 0
     ||| |      1: 128 KiB, PRG A17 from $6001 bit 0
     ||| +---- PRG A14 mode in NROM mode ($6000 bit 3=1)
     ||| +---- PRG A14 mode in NROM mode ($6000 bit 3=1)
     |||        0: PRG A14=CPU A14 (NROM-128)
     |||        0: PRG A14=CPU A14 (NROM-256)
     |||        1: PRG A14=MMC3 A14 (ROM-256)
     |||        1: PRG A14=MMC3 PRG A14 (NROM-128)
     |++------ CHR A17/A18
     |++------ CHR A17/A18
     +-------- Outer CHR Bank Size
     +-------- Outer CHR Bank Size
               0: 256 KiB, CHR A17 from MMC3
               0: 256 KiB, CHR A17 from MMC3
               1: 128 KiB, CHR A17 from $6001 bit 4
               1: 128 KiB, CHR A17 from $6001 bit 4
==Unknown Registers ($6002-$6003, write)==
==Unknown Registers ($6002-$6003, write)==
  Mask: $E003
  Mask: $E003

Revision as of 16:34, 28 October 2019

iNES Mapper 134 denotes an MMC3-clone-based multicart PCB referred to alternatively as T4A54A, WX-KB4K, or BS-5652.

  • 2-in-1 Family Kid & Aladdin 4
  • Super Cool Boy 4-in-1 (CB-4034) (commonly-available ROM file has been hacked to run as INES Mapper 044
  • Super Cool Boy 4-in-1 (CB-4035)
  • Super 4-in-1 1998 (JH-274)
  • 1998 HIGH 4-in-1 (YH-463)

Mode Register ($6000, write)

Mask: $E003

D~7654 3210
  ---------
  LD.. N...
  ||   +---- PRG-ROM banking mode
  ||          0: MMC3
  ||          1: NROM
  |+-------- CPU $8000-$FFFF mode
  |           0: PRG-ROM
  |           1: Read solder pad setting
  +--------- $6xxx Register Lock
              0: unlocked
              1: locked, further writes ignored

In NROM mode, the MMC3 clone's CPU A14 input is held low, so that MMC3 registers 6 and 7 apply both to the CPU $8000-$BFFF and $C000-$FFFF range.

Outer Bank Register ($6001, write)

Mask: $E003

D~7654 3210
  ---------
  .cCC NpPP
   ||| ||++- PRG A17/A18
   ||| |+--- Outer PRG Bank Size
   ||| |      0: 256 KiB, PRG A17 from MMC3
   ||| |      1: 128 KiB, PRG A17 from $6001 bit 0
   ||| +---- PRG A14 mode in NROM mode ($6000 bit 3=1)
   |||        0: PRG A14=CPU A14 (NROM-256)
   |||        1: PRG A14=MMC3 PRG A14 (NROM-128)
   |++------ CHR A17/A18
   +-------- Outer CHR Bank Size
              0: 256 KiB, CHR A17 from MMC3
              1: 128 KiB, CHR A17 from $6001 bit 4

Unknown Registers ($6002-$6003, write)

Mask: $E003

MMC3-compatible registers ($8000-$FFFF)

Mask: $E001

See MMC3.