2A03: Difference between revisions

From NESdev Wiki
Jump to navigationJump to search
(Improves the opening line of the article. Removes unnecessary and incorrect 2A03/2A07 revision references.)
 
(4 intermediate revisions by 4 users not shown)
Line 1: Line 1:
The '''2A03''', short for RP2A03[G], is the common name of the NTSC [[CPU|NES CPU]] chip. It consists of a MOS Technology 6502 processor (lacking decimal mode) and audio generation logic.
The [[2A03]], short for RP2A03, is the common name of the NTSC [[CPU|NES CPU]] chip. It consists of a MOS Technology 6502 processor (lacking decimal mode) and audio, joypad, and DMA functionality. PAL systems use the similar RP2A07, which has a different clock rate, adjusted sampled audio rates, and DMA bugfixes.
The 2A03 is used only in NTSC consoles; PAL systems are equipped with an RP2A07G chip, whose only major changes are a different clock divider (divide by 16 instead of 12) and adjusted PCM playback speeds.


== 2A03 register map ==
== 2A03 register map ==
In addition to the registers in the 6502 core, the 2A03 contains 22 memory-mapped registers for sound generation (see [[APU|NES APU]]), joystick reading, and OAM DMA transferring. Unlike the addresses of [[PPU]] registers and [[MMC|mapper]] registers, CPU register addresses are completely decoded, which means that the entire space from the end of CPU registers to the top of address space ($4020 through $FFFF) is available to the Game Pak.
In addition to the registers in the 6502 core, the 2A03 contains 22 memory-mapped registers for sound generation (see [[APU|NES APU]]), joystick reading, and OAM DMA transferring. Unlike the addresses of [[PPU]] registers and [[MMC|mapper]] registers, CPU register addresses are completely decoded, which means that the entire space from the end of CPU registers to the top of address space ($4020 through $FFFF) is available to the Game Pak.


The range $4018-$401F does nothing on a retail NES. It was intended for 2A03 functionality that never made it to production. Various revisions of the 2A03 include [[CPU Test Mode|test registers]] (which are disabled in normal operation) or [http://forums.nesdev.org/viewtopic.php?f=9&t=14421 remnants of an incompletely implemented IRQ counter] that was disconnected from the rest of the circuit.
The range $4018-$401F does nothing on a retail NES. It was intended for 2A03 functionality that never made it to production. Various revisions of the 2A03 include [[CPU Test Mode|test registers]] (which are disabled in normal operation) or [[RP2A03 Programmable Interval Timer|remnants of an incompletely implemented IRQ counter]] that was disconnected from the rest of the circuit. Mappers can place writable registers here without conflicting with the 2A03, but placing readable registers here should be avoided because of [[DMA#Register_conflicts|conflicts with DMA]].


{| class="wikitable"
{| class="wikitable"
|$4000 || SQ1_VOL || Duty and volume for [[APU Pulse|square wave 1]]
!Address || Name || colspan=2 | Write || Read
|-
|-
|$4001 || SQ1_SWEEP || Sweep control register for square wave 1
|$4000 || SQ1_VOL || rowspan=4 | [[APU Pulse|Pulse 1]] || Duty cycle and [[APU Envelope|volume]] || rowspan=21 | [[Open bus]]
|-
|-
|$4002 || SQ1_LO || Low byte of period for square wave 1
|$4001 || SQ1_SWEEP || [[APU Sweep|Sweep control register]]
|-
|-
|$4003 || SQ1_HI || High byte of period and length counter value for square wave 1
|$4002 || SQ1_LO || Low byte of period
|-
|-
|$4004 || SQ2_VOL || Duty and volume for [[APU Pulse|square wave 2]]
|$4003 || SQ1_HI || High byte of period and [[APU Length Counter|length counter value]]
|-
|-
|$4005 || SQ2_SWEEP || Sweep control register for square wave 2
|$4004 || SQ2_VOL || rowspan=4 | [[APU Pulse|Pulse 2]] || Duty cycle and [[APU Envelope|volume]]
|-
|-
|$4006 || SQ2_LO || Low byte of period for square wave 2
|$4005 || SQ2_SWEEP || [[APU Sweep|Sweep control register]]
|-
|-
|$4007 || SQ2_HI || High byte of period and length counter value for square wave 2
|$4006 || SQ2_LO || Low byte of period
|-
|-
|$4008 || TRI_LINEAR || [[APU Triangle|Triangle wave]] linear counter
|$4007 || SQ2_HI || High byte of period and [[APU Length Counter|length counter value]]
|-
|-
|$4009 || || Unused, but is eventually accessed in memory-clearing loops
|$4008 || TRI_LINEAR || rowspan=4 | [[APU Triangle|Triangle]] || Linear counter
|-
|-
|$400A || TRI_LO || Low byte of period for triangle wave
|$4009 || || Unused
|-
|-
|$400B || TRI_HI || High byte of period and length counter value for triangle wave
|$400A || TRI_LO || Low byte of period
|-
|-
|$400C || NOISE_VOL || Volume for [[APU Noise|noise generator]]
|$400B || TRI_HI || High byte of period and [[APU Length Counter|length counter value]]
|-
|-
|$400D || || Unused, but is eventually accessed in memory-clearing loops
|$400C || NOISE_VOL || rowspan=4 | [[APU Noise|Noise]] || [[APU Envelope|Volume]]
|-
|-
|$400E || NOISE_LO || Period and waveform shape for noise generator
|$400D || || Unused
|-
|-
|$400F || NOISE_HI || Length counter value for noise generator
|$400E || NOISE_LO || Period and waveform shape
|-
|-
|$4010 || DMC_FREQ || Play mode and frequency for [[APU DMC|DMC samples]]
|$400F || NOISE_HI || [[APU Length Counter|Length counter value]]
|-
|$4010 || DMC_FREQ || rowspan=4 | [[APU DMC|DMC]] || IRQ flag, loop flag and frequency
|-
|-
|$4011 || DMC_RAW || 7-bit DAC
|$4011 || DMC_RAW || 7-bit DAC
|-
|-
|$4012 || DMC_START || Start of DMC waveform is at address $C000 + $40*$xx
|$4012 || DMC_START || Start address = $C000 + $40*$xx
|-
|$4013 || DMC_LEN || Sample length = $10*$xx + 1 bytes (128*$xx + 8 samples)
|-
|-
|$4013 || DMC_LEN || Length of DMC waveform is $10*$xx + 1 bytes (128*$xx + 8 samples)
|$4014 || OAMDMA || colspan=2 | [[OAMDMA|OAM DMA]]: Copy 256 bytes from $xx00-$xxFF into OAM via [[OAMDATA]] ($2004)
|-
|-
|$4014 || [[OAMDMA]] || Writing $xx copies 256 bytes by reading from $xx00-$xxFF and writing to [[OAMDATA]] ($2004)
|$4015 || SND_CHN || colspan=2 | [[APU Status|Sound channels enable]] || [[APU Status|Sound channel and IRQ status]]
|-
|-
|$4015 || SND_CHN || [[APU Status|Sound channels enable and status]]
|$4016 || JOY1 || colspan=2 | [[Input devices|Joystick strobe]] || [[Input devices|Joystick 1 data]]
|-
|-
|$4016 || JOY1 || [[Input_devices|Joystick 1 data (R) and joystick strobe (W)]]
|$4017 || JOY2 || colspan=2 | [[APU Frame Counter|Frame counter]] control || [[Input devices|Joystick 2 data]]
|-
|-
|$4017 || JOY2 || Joystick 2 data (R) and [[APU Frame Counter|frame counter]] control (W)
|colspan="2" | $4018-$401A || colspan=3 | APU test functionality that is normally disabled. See [[CPU Test Mode]].
|-
|-
|colspan="2" | $4018-$401F || APU and I/O functionality that is normally disabled. See [[CPU Test Mode]].
|colspan="2" | $401C-$401F || colspan=3 | Unfinished IRQ timer functionality that is always disabled. See [[RP2A03 Programmable Interval Timer]].
|}
|}


==See also==
==See also==
*[[CPU|NES CPU]]
*[[CPU|NES CPU]]

Latest revision as of 20:34, 8 October 2023

The 2A03, short for RP2A03, is the common name of the NTSC NES CPU chip. It consists of a MOS Technology 6502 processor (lacking decimal mode) and audio, joypad, and DMA functionality. PAL systems use the similar RP2A07, which has a different clock rate, adjusted sampled audio rates, and DMA bugfixes.

2A03 register map

In addition to the registers in the 6502 core, the 2A03 contains 22 memory-mapped registers for sound generation (see NES APU), joystick reading, and OAM DMA transferring. Unlike the addresses of PPU registers and mapper registers, CPU register addresses are completely decoded, which means that the entire space from the end of CPU registers to the top of address space ($4020 through $FFFF) is available to the Game Pak.

The range $4018-$401F does nothing on a retail NES. It was intended for 2A03 functionality that never made it to production. Various revisions of the 2A03 include test registers (which are disabled in normal operation) or remnants of an incompletely implemented IRQ counter that was disconnected from the rest of the circuit. Mappers can place writable registers here without conflicting with the 2A03, but placing readable registers here should be avoided because of conflicts with DMA.

Address Name Write Read
$4000 SQ1_VOL Pulse 1 Duty cycle and volume Open bus
$4001 SQ1_SWEEP Sweep control register
$4002 SQ1_LO Low byte of period
$4003 SQ1_HI High byte of period and length counter value
$4004 SQ2_VOL Pulse 2 Duty cycle and volume
$4005 SQ2_SWEEP Sweep control register
$4006 SQ2_LO Low byte of period
$4007 SQ2_HI High byte of period and length counter value
$4008 TRI_LINEAR Triangle Linear counter
$4009 Unused
$400A TRI_LO Low byte of period
$400B TRI_HI High byte of period and length counter value
$400C NOISE_VOL Noise Volume
$400D Unused
$400E NOISE_LO Period and waveform shape
$400F NOISE_HI Length counter value
$4010 DMC_FREQ DMC IRQ flag, loop flag and frequency
$4011 DMC_RAW 7-bit DAC
$4012 DMC_START Start address = $C000 + $40*$xx
$4013 DMC_LEN Sample length = $10*$xx + 1 bytes (128*$xx + 8 samples)
$4014 OAMDMA OAM DMA: Copy 256 bytes from $xx00-$xxFF into OAM via OAMDATA ($2004)
$4015 SND_CHN Sound channels enable Sound channel and IRQ status
$4016 JOY1 Joystick strobe Joystick 1 data
$4017 JOY2 Frame counter control Joystick 2 data
$4018-$401A APU test functionality that is normally disabled. See CPU Test Mode.
$401C-$401F Unfinished IRQ timer functionality that is always disabled. See RP2A03 Programmable Interval Timer.

See also

Retrieved from "https://www.nesdev.org/w/index.php?title=2A03&oldid=21333"