Talk:CPU interrupts: Difference between revisions
(Add some relevant Visual 6502 links so I don't lose them) |
No edit summary |
||
| (One intermediate revision by one other user not shown) | |||
| Line 9: | Line 9: | ||
Ditto for LSR $AB with NMI instead of IRQ: | Ditto for LSR $AB with NMI instead of IRQ: | ||
http://visual6502.org/JSSim/expert.html?logmore=Execute,nmi&a=0&d=58461890FE&nmi0=11&nmi1=12&steps=20 | http://visual6502.org/JSSim/expert.html?logmore=Execute,nmi&a=0&d=58461890FE&nmi0=11&nmi1=12&steps=20 | ||
---- | |||
Look to me, if it is necessary, a code using BRK that might coincide with NMI might be able to check the B flag at the end of the NMI handler code to determine what to do next (although this will make it slow). --[[User:Zzo38|Zzo38]] ([[User talk:Zzo38|talk]]) 08:37, 8 September 2018 (MDT) | |||
Latest revision as of 14:37, 8 September 2018
Putting some Visual 6502 links here so I don't lose them:
Smallest IRQ assertion interval that will trigger an IRQ for LDA #FF: http://visual6502.org/JSSim/expert.html?logmore=Execute,irq&a=0&d=58A9FF1890FE&irq0=5&irq1=6&steps=20
Ditto for LSR $AB: http://visual6502.org/JSSim/expert.html?logmore=Execute,irq&a=0&d=5846AB1890FE&irq0=11&irq1=12&steps=20
Ditto for LSR $AB with NMI instead of IRQ: http://visual6502.org/JSSim/expert.html?logmore=Execute,nmi&a=0&d=58461890FE&nmi0=11&nmi1=12&steps=20
Look to me, if it is necessary, a code using BRK that might coincide with NMI might be able to check the B flag at the end of the NMI handler code to determine what to do next (although this will make it slow). --Zzo38 (talk) 08:37, 8 September 2018 (MDT)
